• Nenhum resultado encontrado

Using a hardware coprocessor for message scheduling in fieldbus-based distributed systems

N/A
N/A
Protected

Academic year: 2021

Share "Using a hardware coprocessor for message scheduling in fieldbus-based distributed systems"

Copied!
6
0
0

Texto

Imagem

Figure 3. Arbiter node architecture.
Figure 4. The planning scheduler.
Figure 6. EC schedules and corresponding  bus transactions in the timeline diagram.
Figure 7. Development and testing  plat-  form for the PSCoP coprocessor.

Referências

Documentos relacionados