• Nenhum resultado encontrado

[PENDING] An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis

N/A
N/A
Protected

Academic year: 2024

Share "An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis"

Copied!
36
0
0

Texto

Imagem

Figure 1: Architecture of the nine routing nodes in a three-by-three mesh.
Figure 2: Illustration of a deadlock caused by a cyclic communication de- de-pendency
Figure 3: Architecture of the four routing nodes in a two-by-two mesh.
Figure 4: Illustration of the problem with the abstract model. The crossed link indicates that link from node 10 to node 00 is faulty
+7

Referências

Documentos relacionados