APÊNDICES
I. ESQUEMÁTICOS E LAYOUTS DAS PLACAS DE CIRCUITO IMPRESSO
Este Apêndice contém os esquemáticos e as ilustrações referentes às placas de circuito impresso desenvolvidas nesse trabalho: de interface e de instrumentação.
1 1
2 2
3 3
4 4
D D
C C
B B
A A
1
Projeto RLEG Caio Gustavo M. Ângelo LARA
UnB 2
Placa de Interface
* A0
05/11/2012 16:12:13
C:\Users\legprost1\Documents\RLEG\Altium\PlacaInterface_1-2.SchDoc Title
Size: Number:
Date:
File:
Revision:
Sheet of Time:
A4
5V 5V
5V
5V
GND
GND
GND
GND
GND MISO_1.8V
MOSI_1.8V SCK_1.8V CS0_1.8V
MISO_1.8V MOSI_1.8V SCK_1.8V CS0_1.8V
1.8V
1.8V 1.8V
1.8V
1.8V
PWM0_1.8V PWM1_1.8V PWM8_1.8V PWM9_1.8V
PWM0_1.8V PWM1_1.8V PWM9_1.8V
PWM10_1.8V
PWM0_5V PWM1_5V PWM9_5V
PWM10_5V MISO_5V MOSI_5V SCK_5V CS0in_5V
SCL3_1.8V
3.3V
GPIO65_1.8V
GPIO168_1.8V GPIO67_1.8V GPIO64_1.8V SDA3_1.8V
SCL3_3.3V SDA3_3.3V SCL3_1.8V
SDA3_1.8V GPIO64_1.8V GPIO176_1.8V GPIO168_1.8V
GPIO65_1.8V
GPIO64_5V GPIO176_5V GPIO168_5V
GPIO65_5V
GND
1.8V
1.8V
GND
5V
GPIO176_1.8V
GPIO66_1.8V
GPIO67_1.8V GPIO66_1.8V
GPIO67_5V GPIO66_5V 12V
GND
GND
5V 390uH
L1 Inductor CM45 Bournes
5V
3.3V GND
12V
330uF C1 Cap Pol1
10K R3 Res2
10K R4 Res2 3.3V
PWM10_1.8V PWM11_1.8V
PWM8_1.8V PWM11_1.8V
RXD1_1.8V TXD1_1.8V CS1_1.8V NIRQ_1.8V GPIO128_1.8V GPIO127_1.8V
CS1_1.8V NIRQ_1.8V GPIO19_1.8V GPIO18_1.8V GPIO20_1.8V GPIO17_1.8V GPIO14_1.8V GPIO23_1.8V GPIO22_1.8V GPIO21_1.8V GPIO18_1.8V
GPIO19_1.8V GPIO20_1.8V
GPIO17_1.8V GPIO14_1.8V
GPIO23_1.8V GPIO22_1.8V
GPIO21_1.8V 1.8V
1.8V 5V
5V
GPIO18_5V GPIO19_5V GPIO20_5V
GPIO17_5V GPIO14_5V
GPIO23_5V GPIO22_5V
GPIO21_5V
GPIO128_5V GPIO127_5V RXD1_5V TXD1_5V
PWM8_5V PWM11_5V CS1in_5V NIRQ_5V
GND
GND
SCL3_3.3V SDA3_3.3V 1 IN
2 GND OUT 3 U3
LM7805
0.1uF C9 Cap
GND 0.1uF C7 Cap
GND 0.1uF C6 Cap
GND 0.1uF C5 Cap
GND
0.1uF C4 Cap
GND
0.1uF C8 Cap
GND GND
12V
100K R2 Res1100K
R1 Res1
RXD3 TXD3
0.1uF C20 Cap 5V_LINEAR
10 OEGND 11
1 A1 B1 20
3 A2 B2 18
4 A3 B3 17
5 A4 B4 16
6 A5
B5 15
7 A6 B6 14
8 A7 B7 13
9 A8 B8 12
VCCB 19 2 VCCA
U4
TXB0108PWR
10 OEGND 11
1 A1 B1 20
3 A2
B2 18
4 A3 B3 17
5 A4 B4 16
6 A5 B5 15
7 A6 B6 14
8 A7
B7 13
9 A8 B8 12
VCCB 19 2 VCCA
U5
TXB0108PWR D1
Diode 1N5819
AGND 0.1uF C22 Cap
1.8V
1.8V
1.8V 10uF
C23 Cap 1 IN
2 GND OUT 3 U2
LM7805 12V
0.1uF C2 Cap 5V_EXT
0.1uF C25 Cap
10uF C26 Cap
TXD1_1.8V RXD1_1.8V
1.8V 0.1uF C27 Cap
0.1uF C10 Cap
GND 100uF
C21
AGND 0.1uF C28 Cap
0.1uF C29 Cap
0.1uF C34 Cap
GND
0.1uF C31 Cap
GND
0.1uF C32 Cap
GND
0.1uF C33 Cap
GND
0.1uF C30 Cap AGND
AGND
FB 4 1 VIN
ON/OFF 5
3 GND
OUT 2 U1
LM2575T-5.0
1 VL Out VL 1 2
In VL2 3
In VL3 4
In VL4 5
6 N.C.
7 GND 3-STATE 8 N.C. 9 Out VCC4 10 Out VCC3 11 Out VCC2 12 In VCC1 13 VCC 14 U6
MAX3390EEUD+
1 VL In VL 1 2
In VL2 3
In VL3 4
In VL4 5
6 N.C.
7 GND 3-STATE 8 N.C. 9 Out VCC4 10 Out VCC3 11 Out VCC2 12 Out VCC1 13 VCC 14 U7
MAX3379EEUD+
1 GND Vref1 2
3 SCL1
4 SDA1 SDA2 5 SCL2 6 Vref2 7 EN 8 U8
PCA9306DCTR
1 VL In VL 1 2
In VL2 3
In VL3 4
In VL4 5
6 N.C.
7 GND 3-STATE 8 N.C. 9 Out VCC4 10 Out VCC3 11 Out VCC2 12 Out VCC1 13 VCC 14 U9
MAX3379EEUD+
AGND
V_BATT48 GND33
GPIO173_SPI1_MISO 15 GPIO172_SPI1_MOSI 13 GPIO171_SPI1_CLK 11 GPIO175_SPI1_CS1 16 GPIO18_MMC3_D0 60 GPIO19_MMC3_D1 59 GPIO20_MMC3_D2 58 GPIO17_MMC3_D3 57 GPIO14_MMC3_D4 56 GPIO23_MMC3_D5 55 GPIO22_MMC3_D6 54 GPIO21_MMC3_D7 53
GPIO185_SDA3GPIO184_SCL3 3231 PWM0 39 PWM1 40 GPIO147_PWM8 37 GPIO144_PWM9 38 GPIO145_PWM10 36 GPIO146_PWM11 35
23 GND 9 GND
VCC_3.310 VCC_1.834 VCC_1.824
GPIO174_SPI1_CS0 14 GPIO114_SPI1_NIRQ 12 GPIO12_MMC3_CLK 52 GPIO13_MMC3_CMD 51 GPIO15_MMC3_WP 50 GPIO149_MMC3_CD 49
GPIO166_IR_TXD3 30
GPIO165_IR_RXD3 29
GPIO163_IR_CTS3 28
GPIO170_HDQ_1WIRE 27
GPIO127_TS_IRQ 26
GPIO128_GPS_PPS 25
GPIO148_TXD1 18
GPIO151_RXD1 17
GPIO65 8 GPIO69 7 GPIO176 6 GPIO68 5 GPIO64 4 GPIO67 3 GPIO168 2 GPIO66 1 45 AGND
ADCIN4 47
ADCIN3 46
ADCIN6 43 ADCIN5 44
ADCIN2 42
ADCIN7 41
POWERON22GPIO0_WAKEUP21 SYS_EN19 VBACKUP20
V_BATT_GRANDEV_BATT GND_GRANDEGND
U18 PINTO
1 VCCA 4 GND 2 A1
3 A2 B2 6
B1 7 DIR 5 VCCB 8 U10
SN74LVC2T45DCTT
Figura I.1: Parte 1 do esquemático da placa de interface.
1 1
2 2
3 3
4 4
D D
C C
B B
A A
2
Projeto RLEG Caio Gustavo M. Ângelo LARA
UnB 2
Placa de Interface
* A0
05/11/2012 16:11:21
C:\Users\legprost1\Documents\RLEG\Altium\PlacaInterface_2-2.SchDoc Title
Size: Number:
Date:
File:
Revision:
Sheet of Time:
A4 3 CH2
4 CH3
DGND 9 CS/SHDN 10 13 CLK 15 VREF 11 DIN
1 CH0 2 CH1
DOUT 12
AGND 14 16 VDD
7 CH6 8 CH7 5 CH4 6 CH5 U11
MCP3208-CI/SL 5 SDI
AVSS 12 3 CS
4 SCK
1 VDD
VOUTA 14
8 LDAC 9 SHDN
NC 2 NC 6 NC 7 VOUTB 10
VREFA 13
VREFB 11
U12
MCP4922-E/SL 5V
5V_LINEAR GND GPIO64_5V GPIO176_5V GPIO168_5V
GPIO65_5V
CS0_5V CS1_5V
CS5_5V CS6_5V CS7_5V CS8_5V
CS9_5V
CS10_5V
CS11_5V CS12_5V
CS13_5V
CS2_5V CS3_5V
1 2 3 4 5 6 7 8 H6
Analog Inputs
MISO_5V MOSI_5V
CS0_5V
SCK_5V V_REF V_REF
AGND GND
Analog_In_0 Analog_In_1 Analog_In_2 Analog_In_3 Analog_In_4 Analog_In_5 Analog_In_6 Analog_In_7
Analog_In_0 Analog_In_1 Analog_In_2 Analog_In_3 Analog_In_4 Analog_In_5 Analog_In_6 Analog_In_7
Analog_Out_0 Analog_Out_1
Analog_Out_0 Analog_Out_1 CS0in_5V
CS1_5V
SCK_5V MOSI_5V
AGND 5V_LINEAR
CS2_5V CS3_5V CS4_5V CS5_5V CS6_5V CS7_5V CS8_5V CS9_5V CS10_5V CS11_5V CS12_5V CS13_5V CS14_5V CS15_5V
MISO_5V MOSI_5V SCK_5V 12V
GND
PWM0_5V
PWM1_5V PWM9_5V PWM10_5V
1 2 3 4 H14
PWM
GPIO67_5V
SCL3_3.3V SDA3_3.3V 5V
3.3V
GPIO66_5V
1.8V
0.1uF C12 Cap
GND
TXD1_5V
RXD1_5V NIRQ_5V
CS1in_5V
PWM11_5V PWM8_5V
GPIO128_5V GPIO127_5V
GPIO21_5V GPIO22_5V
GPIO23_5V GPIO14_5V
GPIO17_5V GPIO20_5V
GPIO19_5V GPIO18_5V
5V_EXT 1
2 3 4 5 6 H3
Voltage_5V
0.1uF C11 Cap
0.1uF C14 Cap
GND
600 FB2 Res2
600 FB1
Res2
FTDI_DM FTDI_DP
FTDI_DM FTDI_DP
GND 0.1uF
C16 Cap VBUS
D-D+
GND_USB
GND_USB
VBUS D+
D-GND_USB
D-_USB D+_USB
D+_USB D-_USB
VBUS
4.7uF C15 Cap
FTDI_VBUS
FTDI_VBUS
4.7K R5 Res1
10K R6 Res1
VCCIO 4 20 VCC
USBDM 16
USBDP 15
TXD 1 RXD 5 RTS 3 CTS 11 DTR 2 DSR 9 DCD 10
RI 6 CBUS0 23 CBUS1 22 CBUS2 13 CBUS3 14 CBUS4 12 8 NC
RESET 19 24 NC 27 OSCI 28 OSCO
3V3OUT 17
AGND25 GND7 GND18 TEST26GND21 U16
FT232RL 4.7uF
C17 Cap
FTDI_VBUS
0.1uF C18 Cap 1.8V
0.1uF C19 Cap GND
TXD3 VBUS 1
D- 2 D+ 3 ID 4 GND 5
USB
H13
USB mini-B Y0 1
Y1 2 Y2 3 Y3 4 Y4 5 Y5 6 Y6 7 Y7 8 Y8 9 Y9 10 Y10 11
12 GND
Y11 13 Y12 14 Y13 15 Y14 16 Y15 17 18 OE1
19 OE2 20 DC 21 B 22 A 23
VCC 24 U14
CD74HC154M
0.1uF C13 Cap
RXD3
10uF C24 Cap
6 64 4 2 2 1 1 3 3
MINI-DIN 6
5 5 H17
mini-DIN 6 MISO_5V
MOSI_5V SCK_5V CS15_5V
GND 5V
AGND
AGND
1 VCC
2 GND H1
POWER
1 2 3 4 H4
GPIO1
1 2 3 4 H5
GPIO2
CS4_5V
CS14_5V
1 2
3 4
5 6
7 8
H16
GPIO MIX
1 2 3 4 H15
I2C_3V3 1
2 3 H8
SPI
1 2 3 4 5 H12
CS4 1
2 H10
CS2
1 2 3 4 H11
CS3
1 2 H9
CS1 1
2 3 4 5 6 7 8 H2
Voltage 12V
1 2 3 H7
Analog_Ouputs
AGND
V_REF
U17
DLP11SN900
1 I/O1 2 GND 3 I/O2
I/O1 6 VBUS 5 I/O2 4 U15
USBLC6-2SC6
V+ 2 3 SLE
4 GND
OUT 6
TP 5 8 NC
TP 1 7 NC
U19
REF198GS AGND
5V_LINEAR
V_REF 5V_LINEAR
AGND AGND
5V
0.1uF C35
Cap GND
Figura I.2: Parte 2 do esquemático da placa de interface.
(a) Face superior (b) Face inferior Figura I.3: Placa de interface.
1
1 2
2 3
3 4
4 DD
CC
BB
AA 1
Projeto RLEG Caio Gustavo M. Ângelo LARA UnB 1
Placa de Instrumentação *A0 05/11/201215:38:45 C:\Users\legprost1\Documents\RLEG\Altium\PlacaInstrumentacao.SchDoc
Title Size:Number: Date: File:
Revision: SheetofTime:
A4CS5_5V CS6_5V CS7_5V CS8_5V CS9_5VCS11_5VCS12_5V CS13_5V CS2_5V CS3_5V
1 2 3 4 5 6 7 8
H6 Analog Inputs CS0_5V
Analog_In_0 Analog_In_1 Analog_In_2 Analog_In_3 Analog_In_4 Analog_In_5 Analog_In_6 Analog_In_7
Analog_Out_0 Analog_Out_1 CS1_5V MISO_5VMOSI_5VSCK_5VPWM0_5V PWM1_5VPWM9_5V
PWM10_5V
1 2 3 4
H14 PWM
SCL3_3.3VSDA3_3.3V
5V 3.3V 1.8V GND TXD1_5V RXD1_5VNIRQ_5V
CS1in_5V
PWM11_5VPWM8_5V GPIO128_5VGPIO127_5V
GPIO21_5VGPIO22_5V GPIO23_5VGPIO14_5V
GPIO17_5VGPIO20_5VGPIO19_5VGPIO18_5V
5V_EXT1 2 3 4 5 6
H3 Voltage_5V
2K2
R2 Res1 1 2 3 4
H4 GPIO1
1 2 3 4
H5 GPIO2 CS4_5V 12 34 56 78
H16 GPIO MIX
1 2 3 4
H15 I2C_3V3
GND
5V 1 2 3
H8 SPI
1 2 3 4 5
H12 CS4
1 2
H10 CS2
1 2 3 4
H11 CS3
1 2
H9 CS1
1 2 3 4 5 6 7 8
H2 Voltage
12V_NONREG
1 2 3
H7 Analog_Ouputs
1 2 3
4
5
6
7 8U2 AD620ARZ
12V
11223344H18 Connector 4p 3.96mm
11223344H19 Connector 4p 3.96mm 11223344H20 Connector 4p 3.96mm
11223344H21 Connector 4p 3.96mm
11223344H22 Connector 4p 3.96mm 11223344H23 Connector 4p 3.96mm
12V12V 12V
12V12V 12V
AGNDAGND AGND
AGNDAGND AGND
+Sig_Fx -Sig_Fx
+Sig_Fy -Sig_Fy +Sig_Fz -Sig_Fz
+Sig_Mx -Sig_Mx
+Sig_My -Sig_My +Sig_Mz -Sig_Mz +Sig_Fx +Sig_Fy +Sig_Fz +Sig_Mx +Sig_My +Sig_Mz-Sig_Fx -Sig_Fy -Sig_Fz -Sig_Mx -Sig_My -Sig_Mz AGND 12V
AGND
12V -12V
AGND 10KR1 Res1 AGND
Analog_In_6
Analog_In_1 AGND-12V5V_EXT 10uFC7 Cap Pol1
10uF
C6 Cap Pol1
0.1uF
C1 Cap AGND Analog_Out_0
VCC1 GND2
H1 Actuator AGND
10R
R7 Res1
1 2 3
4
5
6
7
8U3 AD620ARZ Analog_In_0-Sig_Fz +Sig_Fz -12V
12V AGND 10RR8 Res1
10R
R5 Res1 10RR6 Res1
10R
R3 Res1 10RR4 Res1
10R
R9 Res1 10RR10 Res1
10R
R11 Res1 10RR12 Res1
S1A19 S2A20 S3A21 S4A22 S5A23 S6A24 S7A25 S8A26 S1B11 S2B10 S3B9 S4B8 S5B7 S6B6 S7B5 S8B4 GND12
DA28 DB2
VDD1 A017 A116 A215 EN18 NC3 NC13 NC14 NC18
U1 Analog Switcher 8ch diff AGND
500RR13
Res1 PWM9_5V GPIO128_5V GPIO127_5V
NC1 CAP+2 CAP-4 GND3
V+8 OSC7 LV6 Vout5
U6 ICL7660A100KR23 Res1 100KR19 Res1 100KR18 Res1 100KR17 Res1
100KR22 Res1 100KR20 Res1
100K
R21 Res1 AGND V_REF
0.1uF
C4 Cap 0.1uFC5 Cap
0.1uF
C8 Cap
0.1uF
C2 Cap 0.1uFC3 Cap
AGND AGND AGND AGND AGND 0.1uF
C10 Cap AGND
AGND
AGND0.1uF
C12 Cap AGND AGND
V_REF_BUFF
500RR16
Res1 100KR30 Res1 100KR26 Res1 100KR25 Res1 100KR24 Res1
100KR29 Res1 100KR27 Res1
100K
R28 Res1 AGND
AGND0.1uF
C14 Cap AGND AGND
500RR14Res1
500RR15Res1
0.1uF
C16 Cap AGND 0.1uFC17 Cap AGND
AGND Dissipador33 44
11 22
H17 Dissipador de calor
V_REF_BUFF V_REF
0.1uF
C18 Cap AGND AGND
83
2
4
5
1 6
7
U9 LMP7731MA 832
4
5
1 6
7 U8 LMP7731MA
83
2
4
5
1 6
7
U7 LMP7731MA 0.1uFC20 Cap AGND
V_REF_BUFF
IN1 GND2OUT3
U10 LM7812 0.1uFC22 Cap
12V AGND0.1uFC21 Cap 10uFC23 Cap AGND
12V_NONREG Q1 TIP122 100KR32 Res1100KR31 Res1 AGND
100K
R33 Res1 AGND
2
3
4
5
1
U4 LMP7731MF 12
J1 Jumper With jumper: maximum current in actuator 2A Without jumper: maximum 1A
1 2
H24 +-12V
12V -12V
12V5V_EXT 5V_EXT AGND24V VCC1 GND2
H26 ActPower
0.1uF
C13 Cap 0.1uF C9 Cap 0.1uF
C11 Cap
12V12V12V AGND
0.1uF
C19 Cap
12V 5V_EXT 5V_EXT
1 2 3
J2 ActPowerChoice
24V 12V
Vcc Vcc Vcc 2
1
3
5
4
U5 LM321MF
Figura I.4: Esquemático da placa de instrumentação.
(a) Face superior (b) Face inferior Figura I.5: Placa de instrumentação.