• Nenhum resultado encontrado

Two Point Modulation

No documento A low-power CMOS Bluetooth transceiver (páginas 34-41)

Anotherway toextend the FM responseofaPLL downto

DC,

involves

the

application

of modulationtoboth the VCO and the reference oscil¬

lator

simultaneously.

This scheme is called two

point

modulation. The block

diagram

ofa transmitter basedon a

single loop

PLL

synthesizer

modulated

by

way oftwo

point

modulation is

depicted

in

Figure

3 7.

The

single loop

PLL

synthesizer

consists of a

VCO,

two

digital frequency dividers,

a

phase-frequency

detector

(PFD),

a

loop filter,

and a reference oscillator. The purpose of the

loop

is to make the

phase

of the VCO

precisely

tracks the

phase

of the reference oscillator.

Although

the PLL is

nonlinear,

when the

loop

is

locked,J

it can be

accurately

described

by

a linear model

[/ '].

5A PLL is said tobelocked, when thefrequencyof the divided VCO signal is thesame asthefrequencyof the reference oscillator and the outputof the PFD is proportionaltothephasedifference of thetwosignals.

22

Chapter

3. Transceiver Architectures

Shaping VCXO Filter

Figure

3.7: Twopoint modulation transmitter architecture.

The transfer function

describing

the instantaneous VCO

angular frequency

io0 when the

modulating signal Vfm

is

applied

tothe VCO

input (path Phf

in

Figure 3.7)

is

Thf(s)

KvcoKPFDF{s)sKFM

N

(3.6)

where

Kyco

isthe VCO

gain

when driven from the

input

connectedto the

loop filter, Kfm

is the VCO

gain

when driven from the modulation

input (including amplifier Aca\), Kppp

is the

phase-frequency

detector

gain factor,

N is the divider constant of the divider

dividing

the VCO

frequency,

and

F(s)

is the

loop

filter transfer

function,

which has a

low-pass

characteristic and often is chosento have the

following

form:

F(s) Ko

1 +STZ

S 1 + STp

(3.7)

Thf(s)

has a

high-pass

characteristic: the output

frequency

can

only

be modulated at rates greater than the PLL

loop

bandwidth. For

modulation rateslower than the PLL

loop bandwidth,

the

phase

error

introduced

by

the

modulating signal

is corrected

by

the action of the

loop

and does not appear at the output.

On the other

hand,

the transfer function

describing

the instanta¬

neous VCO

angular frequency

io0 when the

modulating signal Vfm

is

3.2. Transmitter Architectures 23

1 10

Frequency (kHz)

100

Figure

3.8: Twopoint modulator

partial

and total FM

transfer func¬

tions normalized to

Kfm-

applied

tothe reference oscillator

(path Plf)

is

Tlf(s)

=

KycoKpFDKRF(s)

R

, KvcoKPFDF{s)

b T N

(3.8)

where R is the dividerconstant of the divider

dividing

the referenceos¬

cillator

frequency,

and

Kr

is the

gain

of the reference oscillator whose output

frequency

must also be

capable

of

being

modulated

by

a

voltage signal. Tpp(s)

has a

low-pass

characteristic whichmeans that

through

this

path

the PLL output

frequency

can

only

be modulated at rates slower than the

loop

bandwidth. For rates faster than

this,

the

synthe¬

sizer is not fast

enough

to follow the

changes.

To obtain a modulator with a modulation bandwidth

extending

from DCto

frequencies higher

than the

loop bandwidth,

the

synthesizer

has tobe modulated

through

both

paths simultaneously:

T(s)

=

THf(s)A-Tlf(s) (3.9)

24

Chapter

3. Transceiver Architectures

Inserting (3.6)

and

(3.8)

inthe above

expression

it can be shown that if

Kfm-R

=

KR-N (3.10)

T(s) simplify

to

T(s)

=

Kfm (3.11)

That

is,

if

Equation (3.10)

is

satisfied,

thetwo

point

modulator becomes

a modulator witha flatresponse

extending

from DC toanupper limit determined

by

the VCO modulation

bandwidth, independently

from

the PLL

loop

bandwidth. The

loop

bandwidth can thus be chosen

according

toother

specifications

such as the maximum lock time.

The

partial

FM transfer functions

Tpp(s)

and

Thf(s) together

with

the total FM transfer function

T(s)

ofatwo

point

modulator basedon a

type2third-order

loop

withabandwidth of 20 kHz anda

phase margin

of 55° are illustrated in

Figure

3.8. The curves have been normalized to

Kfm-

One

disadvantage

of this architecture is the need for a

voltage

con¬

trolled

crystal

oscillator

(VCXO)

in

place

ofa conventional

crystal

os¬

cillator.

Moreover,

in order to

satisfy Equation (3.10),

the

gain

of the VCXO or the

gain

of the VCO needs to be calibrated. This can be achieved

by inserting

a variable

gain amplifier (or attenuator)

in one

of the two

paths Ppp

or

Phf

as

exemplified by

the

amplifier Acai

in

Figure

3.7.

Fortunately,

the BER

performance

seems not to be very sensitive to

gain

mismatches between the two

paths [23.].

Often,

in a

transceiver,

the reference

frequency

of the PLL is also used asbasic clock

frequency

for the basebandprocessor. The effects of the

slight frequency change

introduced

by

thetwo

point

modulator on the

operation

of the latter have thus tobe taken intoaccount. In case

of

problems,

the reference

frequency

for the main

synthesizer

has tobe

generated

withaseparate

crystal

oscillatororwith the

help

ofasecond

PLL

using

the baseband

crystal

oscillatorasreference

frequency.

In the

latter case, the reference

frequency

of the main PLL canbe modulated

by choosing

a verylow

secondary loop

bandwidth and

by applying

the

low-frequency

components of the

modulating signal

tothe VCO of the

secondary loop.

The reference oscillator isnotthe

only place

where the

low-frequency

modulation components can be

injected

into the

loop.

An alternative

3.2. Transmitter Architectures 25

point

ise.g. infront of the

loop

filter. A

simple analysis

however shows that toachieve

frequency

modulation down to

DC,

an ideal

integrator

is needed. Even

though

a

TDD/TDMA

systemlike Bluetooth

provides enough

time intervals

during

which the

integrator

canbe reset, modu¬

lation

through

the reference oscillator is

particularly

attractive as the

VCXO

automatically performs

the needed

integration

without the need forextra

circuitry.

Theuseofa

fractional-N

PLL allows foranextramethodtomodu¬

late the

frequency

ofa

synthesizer.

Asa fractional-N PLL allowa very fine control of the

frequency,

the modulation information can

directly

be added tothe nominal divide value

controlling

the carrier

frequency.

By including

a

digital compensation filter,

this method allows to

dig¬

itally

modulate the carrier at rates slower and faster than the

loop

bandwidth

[21].

The main

disadvantage

of this method is the fact that the

compensation

filter

depends

on the PLL

loop

filter.

26

Chapter

3. Transceiver Architectures

Chapter 4

System Planning

In the

previous chapter

we have discussed in

general

termsreceiverand

transmitterarchitectures

capable

of

providing

the

performance required by

Bluetooth. For eachone, we have

pointed

outthe various

trade-offs, merits,

and weaknesses.

Here,

we first

analyze

the

requirements

relevant for the RF trans¬

ceiver dictated

by

the Bluetooth standard. The Bluetooth type ap¬

proval specify

test conditions for a

complete

system. Some

specifica¬

tions as e.g. the nominal output power are

directly applicable

as re¬

quirements

for one or more parts of the transceiver. Others need to be translated in a metric

appropriate

for the

design

of the transceiver front-end. For

instance,

the receiver

sensitivity

is

specified

as a maxi¬

mal BER

given

a reference

signal.

The BER in its turn

depends

from

the type of

demodulator/detector

used and from the noise

generated by

the front-end. Thus after

having specified

the kind of detector to be

used,

the noise

figure

canbe usedas a better metric for the receiver front-end.

Next,

wewill

identify

themost

appropriate

architecture

compatible

with the target

applications,

and

finally

we will

assign

the

required performance figures

toeach block of thesystem.

27

28

Chapter

4.

System Planning

4.1 Transceiver Requirements

No documento A low-power CMOS Bluetooth transceiver (páginas 34-41)

Documentos relacionados